Bandwidth, Area Efficient and Target Device Independent DDR SDRAM Controller

نویسندگان

  • T. Mladenov
  • F. Mujahid
  • E. Jung
  • D. Har
چکیده

The application of the synchronous dynamic random access memory (SDRAM) has gone beyond the scope of personal computers for quite a long time. It comes into hand whenever a big amount of low price and still high speed memory is needed. Most of the newly developed stand alone embedded devices in the field of image, video and sound processing take more and more use of it. The big amount of low price memory has its trade off – the speed. In order to take use of the full potential of the memory, an efficient controller is needed. Efficient stands for maximum random accesses to the memory both for reading and writing and less area after implementation. This paper proposes a target device independent DDR SDRAM pipelined controller and provides performance comparison with available solutions. Keywords—DDR SDRAM, controller, effective implementation

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Implementation of DDR SDRAM Memory Controller for embedded SOC

DDR SDRAM is similar in function to the regular SDRAM but doubles the bandwidth of the memory by transferring data on both edges of the clock cycles.DDR SDRAM most commonly used in various embedded application like networking, image/video processing, Laptops etc. The memory controller accepts commands using local interface and translates them to the command sequences required by DDR SDRAM devic...

متن کامل

Amba Ahb-spi Bus Bridge

DDR SDRAM is similar in function to the regular SDRAM but doubles the bandwidth of the memory by transferring data on both edges of the clock cycles.DDR SDRAM most commonly used in various embedded application like networking, image/video processing, Laptops ete. Now a day’s many applications needs more and more cheap and fast memory. Especially in the field of signal processing, requires signi...

متن کامل

A Low Power DDR SDRAM Controller Design

This paper work leads to a working implementation of a Low Power DDR SDRAM Controller that is meant to be used as a reference for future implementations. . The DDR SDRAM is an enhancement to the traditional Synchronous DRAM. It supports data transfers on both edges of each clock cycle, effectively doubling the data throughput of the memory device. In this project Low Power Techniques are propos...

متن کامل

Design and Implementation of Flexible Arbiter for DDR SDRAM Memory Controller to Support 9 Arbitration Schemes on FPGA

As fabrication technology continues to improve, smaller feature sizes allow increasingly more integration of system components onto a single die. Communication between these Components can become the limiting factor for performance unless careful attention is given to designing high performance Arbiter. Amongst various components on the device, a high-performance arbiter has to be design which ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2012